Abstract-Source-gated transistors (SGTs) have potentially very high output impedance and low saturation voltages, which make them ideal as building blocks for high-performance analog circuits fabricated in thin-film technologies. The quality of saturation is greatly influenced by the design of the field-relief structure incorporated into the source electrode. Starting from measurements on self-aligned polysilicon structures, we show through numerical simulations how the field plate (FP) design can be improved. A simple source FP around 1 μm long situated several tens of nanometers above the semiconductor can increase the lowvoltage intrinsic gain by more than two orders of magnitude and offers adequate tolerance to process variations in a moderately scaled thin-film SGT.
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I. INTRODUCTION

P
OLYSILICON field-effect transistors (FETs) are the technology of choice in a number of large-area electronic applications, including flat-panel display/touch screens [1] , fingerprint readers [2] , and logic circuits [3] . Due to the high mobility of polycrystalline silicon [3] , [4] , electronic devices and circuits made with this material operate at high frequencies and have larger current densities in their "on" state when compared to those made with other thin-film technologies, such as hydrogenated amorphous silicon or amorphous carbon.
Polysilicon technology has reached a maturity that enables reliable fabrication of high-performance large-area circuits [5] , [6] ; however, intrinsic to the polycrystalline nature of the material is the problem of device-to-device variations in drain current [7] . Additionally, the high carrier mobility coupled with the body of the transistor being electrically floating leads to the deleterious "kink effect" [8] , i.e., also seen in silicon-oninsulator devices [9] . This manifests itself by a rapid increase in overall current at high drain bias due to the bipolar amplification of charge generated by impact ionization. Several fabrication techniques [10] - [13] have been developed, which improve the quality of the film in an attempt to ensure that the same number of grain boundaries (or none) is present in the channel of every device and advanced device structures have been implemented in order to mitigate the kink effect. Device engineering techniques include lightly doped drain (LDD) [14] , [15] , gateoverlapping LDD [16] , and drain field plate (FP) [17] . Their main role is to reduce the drain field dependence of drain current, the main benefits being reduced power consumption in digital circuits [18] and improved signal amplification in analog blocks [19] . Source-gated transistors (SGTs) [20] are a class of FETs in which the current is controlled by the effective height of a reverse-biased potential barrier at the source. In principle, SGTs could produce drain currents with very small dependence on the drain field (low output conductance) and, at the same time, enter saturation at comparatively low drain voltage [21] . These characteristics are inherently favorable in terms of both power consumption and signal amplification, but they largely depend on the effectiveness of the mechanism that screens the source barrier from the drain field.
We have previously shown SGTs made in polysilicon and comprising Schottky source barriers with very good output characteristics [22] , and high-performance devices have been made in amorphous silicon [20] , [21] . These devices require small or no changes to conventional staggered-electrode processes. As a consequence, it is envisaged that SGTs and conventional FETs can be made using the same technology, and even in the same fabrication process with minimal cost implications.
In this paper, we investigate by numerical simulation the effect of a simple field-relief structure integrated in the source contact and compare these findings with measurements on the polysilicon structures. We subsequently develop recommendations for maximizing low-voltage gain while keeping the influence of process variations to a minimum.
II. POLYSILICON SGTs
Polysilicon n-type SGTs have been fabricated at the MiPlaza Facility in Eindhoven, according to the recipe described in [23] , with and without FPs. Micrographs of otherwise identical SGTs are shown in Fig. 1 . The FP is created by allowing the source metal to overlap the edge of the source window.
A cross section of a typical device is shown in Fig. 2 . The source contact comprises a Schottky barrier, whereas the drain is made ohmic using an n+ implant. The source-drain 0018-9383/$31.00 © 2012 IEEE gap is denoted d, whereas the construction of the FP has two parameters, i.e., the length that the FP protrudes above the source-drain gap l and the thickness of the insulator that separates the semiconductor from the FP h. In the case of the fabricated devices, this insulator was silicon dioxide with a thickness of 120 nm and the FP length according to mask design was 4 μm. Source metallization of the device on the left was centered on the source window in the x-direction, but as it is shown in Fig. 1 , misalignment during fabrication has resulted in an actual l of less than 2 μm. This simulates conditions that might be present in a real fabrication run on a large substrate.
The SGT device concept allows for very low saturation voltages and flat output characteristics [20] , [23] . Due to the presence of the reverse-biased source barrier, saturation occurs when the semiconductor depletes at the source at a much lower voltage than in a conventional FET:
is the saturation voltage of a regular FET when the drain pinches off; C i and C s are the specific capacitance values of the gate insulator and semiconductor, respectively; and V T is the threshold voltage of the transistor [20] . Nevertheless, without adequate screening of the source from the drain field, saturation is poor when drain voltage is between V SAT1 and V SAT2 . Fig. 3 (a) illustrates the measured output characteristics of SGTs with and without an FP, of otherwise identical geometry, and in the same bias condition. The current of the device that comprises an FP is somewhat lower, but strong saturation begins well below V SAT2 , whereas in the device without the FP, the slope of the curve in the region ∼ 1 V < V D <∼ 4 V is substantially higher, leading to a higher current by the time the FET channel saturates (V D > V SAT2 ) equivalent oxide thickness ts = 300 nm; and Cr source contact [22] . [20] . The intrinsic gain of both devices is shown in Fig. 3(b) . It can be seen that the gain of the device with an FP is around 10 times higher around V D = 2 V, which would allow operation as an amplifier from much lower supply voltages and thus minimize power dissipation.
Saturation in both devices is strong above V SAT2 , which is partly due to the SGT device architecture and partly to the fact that the source-drain gap d is fairly large. The curves in Fig. 3(a) also show the absence of the kink effect, which, in conventional devices, would lead to substantial drain current increase at high voltage, reducing amplification functionality. In fact, on similar polysilicon SGTs, we have measured intrinsic gain above V SAT2 of up to 10 5 [24] , which is several orders of magnitude higher than in conventional polysilicon FETs.
III. NUMERICAL SIMULATION
A. Simulation Conditions and FP Architecture
Based on the markedly different characteristics of SGTs with and without FP, it is of interest to investigate up to what extent the FP design (l and h) improves saturation and whether the presence of an FP has adverse effects on other areas of device operation.
Two-dimensional (2-D) numerical simulations using Silvaco Atlas have been performed on a structure resembling the fabricated devices and the cross section in Fig. 2 . The effect that we are studying is generally confined to the region of operation where V D ≤ V SAT2 . Consequently, impact ionization effects, which manifest predominantly at high drain voltage, have not been included in the simulation.
A bottom-gate structure has been generated, with 200-nm SiO 2 as a gate insulator and a 50-nm polysilicon active layer. The drain contact was made ohmic by n + + doping, whereas the source contact was left undoped and a Schottky barrier was formed with the following parameters [25] : barrier height, ϕ B0 = 0.3 eV; and field-dependent barrier in the form of ϕ B = ϕ B0 · (αE + β E 0.5 ), where α = 3 nm and β = 0. Metallization of the source was extended on top of the source-drain gap to form an FP of length l, and the insulator layer between Fig. 3 can be observed, and the effect is stronger for curves for which V SAT2 is higher. V G = 2.5, 5, and 10 V.
the FP and the semiconductor was SiO 2 of thickness d (see Fig. 2 ). Several values were considered for these two parameters: l = 100, 200, 500, 1000, and 2000 nm; and h = 10, 20, 50, 100, and 200 nm. Fig. 4 shows the simulated output characteristics for two devices (no FP and FP with l = 500 nm and d = 50 nm) for three gate biases. It can be seen that the curves have the same shape as those in Fig. 3(a) , which were measured on the polysilicon devices. The discrepancy between the curves with and without FP is largest for higher V G , which makes V SAT2 = V G − V T larger and allows the current to increase over a larger range between V SAT1 and V SAT2 before it finally saturates due to pinchoff at the drain [20] . The same conclusion can be drawn as in the case of the measured devices: The performance of the SGT without FP is inadequate below V SAT2 and negates the advantage of the SGT over the FET in terms of high gain and low power.
B. Simulation of SGT Operation
The simulated structures show SGT behavior in other respects: A small V SAT1 is achieved, and the drain current is modulated by the applied gate voltage.
The effect of the gate voltage for a device without a source FP is shown in Fig. 5(a) , where we show the effective barrier height ϕ B (represented by the difference between the conduction band edge and the Fermi level in the metal; nominal value ϕ B0 = 0.3 eV) along the length of the source electrode for different gate biasing conditions. At V G = 0 V, there is no gate-induced barrier lowering due to the electric field, but as we increase V G , we see the barrier lowering along the length of the source. Moreover, the edge of the source closest to the drain [x = 0 in Fig. 5(a) ] is subject to more pronounced barrier lowering as explained by the 2-D nature of the SGT's operation [20] , [26] . This confirms previous simulations in which the majority of the current was emitted by the first few hundreds of nanometers of source length [22] , [26] .
We now turn our attention to the effect on the drain bias on ϕ B . Fig. 5(b) illustrates the barrier lowering effect of V D . This effect is unwanted since it degrades the output conductance g d of the SGT in saturation, leading to poorer amplification characteristics (intrinsic gain A V = g m /g d ) and increased power consumption. In the figure, we can observe that increasing V D from 2 to 5 V (V SAT1 < V D < V SAT2 , where source saturation has occurred but the FET channel is still in the linear region [20] ), there is a large variation of ϕ B with V D . However, increasing V D further, above V SAT2 = V G − V T , has a minimal impact on ϕ B ; beyond drain pinchoff, the drain-induced field at the source remains largely unchanged. As a consequence, the change in drain current with drain voltage above V SAT2 is small.
C. FP Architecture and Effect of Drain Field on Source Barrier
Minimizing the drain field dependence (output conductance, i.e., g d ) in the region V SAT1 < V D < V SAT2 would lead to very flat curves at drain voltages far less than V G − V T , an attractive prospect for linear drivers and low-power amplifiers. As shown in Figs. 6 and 7 , the source field-relief plate is an effective route for improving the output characteristics. As h decreases and l increases, the characteristics saturate at much lower voltages, as expected for SGTs. Devices with long l or thin h are usable as constant current sources, active loads, amplifiers, etc., at much lower voltages than SGTs with no (or poorly designed: short l or thick h) FP, allowing better power efficiency. Fig. 8 shows the effective values of barrier height at the edge of the source obtained by simulation for a variety of FP lengths l, FP insulator heights h, and different drain bias conditions. It can be seen that for the very thin FP oxide, barrier lowering due to the drain field is virtually zero (curves at high and low V D are superimposed) for all but the shortest FP. The effectiveness of the FP decreases as the insulator is made thicker, resulting in more pronounced barrier lowering at high V D . There is little difference between the curves for V D = 5 V and V D = 20 V for reasons discussed in the previous section. However, these curves diverge for the shortest FPs, which reside far above the semiconductor (the least effective designs). We also observe that the curve obtained at V D = 5 V, which is in the region of greatest interest (V SAT1 < V D < V SAT2 ), is strongly dependent on FP length for low h, but is almost completely flat when h increases to 200 nm, in which case, it is too distant from the semiconductor to play a role in screening the source contact from the drain field. This is also shown in Fig. 9 , where we show the longitudinal potential distribution in the vicinity of the active corner of the source for the three values of h. For the given bias condition, the design with h = 200 nm effectively offers no screening as the potential difference (approximately 3 V) is dropped in around 100 nm of the semiconductor from the edge of the source, and large fields are generated in that region, leading to the barrier lowering effect shown in Fig. 8(c) . Lower values of h permit far better screening: At h = 10 nm, the potential drop in the x-axis around the edge of the source is very small and spreads around many hundreds of nanometers, producing negligible electric field in the x-direction. Fig. 10 shows the barrier lowering effect of drain voltage versus the thickness of the FP insulator. It is apparent that the very short FP has a limited effect (large modulation of barrier height by V D ) regardless of h. For longer FPs and if h is lower than about 50 nm, there is little drain field dependence of the effective barrier height, and the thinner the insulator, the higher the effective barrier height at any drain bias. Above that value of h, the FP loses its effectiveness regardless of l.
The potential distribution around the edge of the source (see Fig. 11 ) shows a large drop and a large electric field in the x-direction for the short FP. Longer field-relief structures permit the spreading out of this potential drop over a much larger distance, thus reducing the magnitude of the field at the source edge.
D. Intrinsic Gain Increase at Low Drain Voltage
Good FP designs are extremely effective at screening the source from the drain field. Fig. 12(a) shows the intrinsic gain calculated from simulations for different values of h. The lowvoltage gain drastically increases as the FP insulator becomes thinner; around V D = 2 V, a ∼20× is obtained when h changes from 100 to 20 nm. We expect a similar increase in gain at low voltage in the fabricated devices [see Fig. 3(b) ] through the optimization of h (from 120 to 20 nm) to more than two orders of magnitude higher than in the device with no fieldrelief structure.
We plot the minimum drain voltage at which the intrinsic gain reaches 100 in Fig. 12(b) . Operation below 2 V can be achieved if h is several tens of nanometers. The anomalous increase for h = 10 nm is due to the effect of the FP around the threshold of the device. Fig. 13 shows that the most effective FPs also behave as back gates, which retard the turn-on of the device, lowering the current around the threshold and implicitly g m and intrinsic gain. At higher V G , this effect all but disappears. 
E. Energy Efficient Operation
Through simulation, we have studied the minimum power dissipation in SGTs and FETs. Since P = V SAT · I, SGTs with different FP configurations and a FET with the same geometry were biased at the same drain current and the saturation voltages recorded and compared. For this purpose, the saturation voltage was defined as the minimum drain voltage for which the current is within 1% of its saturated value. Fig. 14 shows the minimum power dissipation of the SGTs as a ratio of the FET power. The curves in Fig. 14(a) illustrate the behavior of the SGTs when biased just above threshold (see the previous section and Fig. 13 ). For higher currents, the very effective FP configurations (small h) improve power consumption by more than 50% versus the FET.
Intrinsic gain values greater than 100 were obtained at V D = 2 V, which open the possibility of building high-gain SGT amplifiers with inexpensive large-area electronic techniques. Additionally, the low-voltage operation allows the design of low-power linear drivers and amplifiers.
F. Design-for-Manufacture Considerations
The barrier lowering effects shown in Figs. 8 and 10 are numerically specific to the transistor design and material system considered, but the trends derived from the analysis are valid and independent of process.
From a manufacturability point of view, first consideration of the viability of realizing very thin FP insulators (low h) is required. Techniques for nanometer-scale insulating layers have been proposed [27] , but for more traditional materials, such as silicon dioxide, mechanical considerations, uniformity, and repeatability of thickness limit the lower range of h to several tens of nanometers. As the analysis suggests [see Fig. 10(b) ], these insulator dimensions are suitable.
The second aspect that we need to take into account in fabrication is the impact of potential misalignments of the source metal (which includes the FP) with respect to the source contact (see Fig. 1 ), which can lead to very different output characteristics from devices designed to be identical. For instance, by looking at the V D = 5 V curve in Fig. 8(b) , we can conclude that devices with FPs designed to be 200-nm long but misaligned by 100 nm will have a large variation in their effective source barrier heights under a given bias and, implicitly, quite different drain currents. Devices with short l will be hard to match consistently. By way of contrast, the same curve has a much lower slope around and above l = 1 μm. In the technology we have used, l = 1 μm proves to be optimal, as longer FPs may have a detrimental effect on g m around threshold (see Fig. 13 ).
IV. CONCLUSION
We have investigated the effectiveness of field-relief structures built into the source electrode of polysilicon SGTs through a combination of measurements and numerical simulations.
For the given fabrication process, a source FP 1-μm long and 20 nm away from the semiconductor offers good screening from the drain field while minimizing the impact of misalignments during fabrication.
More generally, the presence of a good FP leads to very low output conductance in saturation and opens up the possibility of operating these devices at very low drain voltages with good gain characteristics. Since metal layers overlapping contact windows are standard structures in semiconductor device fabrication, we expect the incorporation of source FPs to be possible in most established thin-film technologies.
Numerical simulations reveal that, as compared to devices without an FP, low-voltage gain increases by two orders of magnitude when a simple field-relief structure is built into the source contact. In the SGTs considered, intrinsic gain reaches 100 around V D = 2 V and rises up to more than 10 000 in strong saturation owing to the absence of the kink effect. The minimum power dissipation in these devices is more than 50% lower than in FETs made in the same technology and operating at the same drain current.
We have shown that SGTs with effective FPs can operate in regimes inaccessible to conventional FETs and thus can act as energy-efficient high-gain amplifiers and precision linear drivers for analog applications in large-area electronics.
